EN
Key Drivers of Semiconductor Grade Refrigeration: Semiconductor Manufacturing
Thermal Control in Photolithography and Etching
During the photolithography and etching processes, chip designs are created. Therefore, these processes need to be conducted with extreme thermal stability. Even temperature fluctuations as small as ±0.05°C can result in critical dimension changes and negatively impact production yields. Additionally, heat substrate expansion can cause mask misalignment during photoresist exposure. Further, unstable temperatures can disrupt reactions of etchants, which is especially problematic in plasma etching. A 2023 SEMATECH study found thermal drift to be the cause of 15%-22% more defects in the distribution of energy of ions below 5nm nodes. To avoid these issues, manufacturers use specialized refrigeration systems with liquid cooled chucks and are closed loop nitrogen cooled systems. Although these systems are advanced and can maintain stability of ±0.01°C, applying these systems to achieve the thermal control to preserve feature integrity below 3nm is still a large engineering challenge in the semiconductor manufacturing industry.
Temperature control challenges associated with Ion Implantation and CMP
There is a stark contrast with the thermal handling requirements for the two modules of Ion Implantation and Chemical Mechanical Planarisation (CMP). Implanters are responsible for the most heat generation, usually in the range of 10–15 kW due to the ion accelerators. Any wafer heating above 45 degrees Celsius will cause serious problems with mimetically controlled ion dopants and thermally induced junctions. CMP is the opposite due to the thermal sensitivity of the slurry reactions. Any deviation from 30 +/- 1 degrees is enough to result in thermal induced excess oxide growth, and uneven wear of the nitride barriers. State-of-the-art fabrication facilities use complex refrigeration with many zones to manage this effect. Cryogenic heat exchangers will cool implanters to -40 degrees Celsius, and control Peltier slurry to a 0.1 degree range. In the industry, it is well known that the limits of these controls result in a 12% to 18% loss of yield in semiconductor fabrication.Semiconductor Grade Refrigeration and the 3D Integration and Advanced Packaging
The most recent packaging techniques such as 2.5D and 3D integration and the packaging of chiplets are driving demand for advanced refrigeration in semiconductors. When manufacturers package tiny transistors, they produce extreme heat of more than 1000 watts per square centimeter. Without refrigeration, materials can warp and delaminate and separate layers, which leads to enormous production losses. Refrigeration solutions are critical to maintain the integrity of the structure in assembling dies and hybrid bonding, and to maintain the dimensional stability of the system under extreme thermal loads.
Thermal Challenges in FOWLP and TSV Processing
FOWLP and TSV face significant thermal management challenges. For FOWLP, epoxy molding compound requires uniform temperature distribution across the 300 mm wafers. Stresses in redistribution layers occur from even a +/- 0.3 degrees Celsius temperature variation. TSV has equally challenging issues stemming from the electroplating of TSV copper. Heat generated during this process leads to voids forming inside the vias when the temperature exceeds 50 degrees Celsius. To deal with these thermal challenges, semiconductor manufacturers use specialized, application-specific refrigeration systems.
Multi-zone cooling — Individual chiller control per process module
Microsecond thermal response — Preventing runaway during plasma-activated bonding
Vibration-free operation — Preserving nanometer-scale alignment during stacking
As hybrid bonding progresses toward interconnect pitches below 10μm, and as the power densities of 3D-ICs increase, the need for integrated liquid cooling in interposers for effective heat removal becomes critical. This progression necessitates semiconductor-grade refrigeration for scalable advanced packaging.
Emerging Applications: Quantum Computing, Photonics, and EUV Metrology
Need for Cryogenic Cooling in the Manufacturing of Superconducting Qubits
The manufacturing of superconducting quantum bits (qubits) requires highly sophisticated refrigeration systems capable of operating near absolute zero. The quantum processors must be isolated from the environment and maintained at a temperature of 20 millikelvin (mK) or lower to minimize thermal noise and ensure that the quantum bits remain sufficiently coherent for computations to minimize errors. Conventional cryogenic systems have limitations in managing the thermal load due to the cryogenic systems during lithography and thin film deposition. The latest generation of dilution refrigerators come with customized cold stages that are designed to minimize vibrations, as well as sophisticated thermal shielding that enable temperature stability during the fabrication of Josephson junctions (JJs) to be better than 0.5 mK. This demonstrates that the coherence time of the qubits can be extended by a factor of 100 as compared to previous systems, which can be of significant practical value.
Stability Requirements for Temperatures Lower than Sub-0.1°C for EUV Sources and Optics.
Quality cooling technology is essential for the EUV lithography process. EUV light sources are powerful tin plasmas which generate approximately 200 kW of heat. The refrigeration systems must ensure that temperatures are maintained below 0.1°C. The EUV lithography process involves reflective optics where the mirrors are extremely sensitive to changes. Therefore, any temperature change of +0.05°C or -0.05°C could affect the k=13.5 nanometer wavelengths and cause the optics to defocus. To avoid this, manufacturers implement multi-stage cooling of the plasma chambers and closed-loop chillers to mirrors. These measures ensure a consistent level of photon output and precision of the overlays. As reported by the industry, yields will drop between 12% and 18% regarding overlays when temperatures are beyond the 0.1°C tolerance. Therefore, for manufacturers aiming to produce chips below 3 nanometers, thermal management is critical.
FAQ
Why is thermal stability critical in semiconductor manufacturing?
For thermal stability to be maintained for semiconductor manufacturing, small temperature changes must be controlled to prevent defects in the chips, especially for the nanometer scale.
What are some innovative packaging methods influenced by thermal management?
Methods like 2.5D/3D integration, chiplet architecture, and FOWLP need to control temperatures to avoid the warping of materials and to maximize the yields of the process.
What advantages does cryogenic cooling provide to quantum computing?
At extremely low temperatures, thermal noise is reduced and coherence time of the quantum bits (qubits) is improved, enabling better quantum computations.